Path: ...!feeds.phibee-telecom.net!news.mixmin.net!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail From: Don Y Newsgroups: sci.electronics.design Subject: Re: Zilog stopping Z80 production Date: Wed, 24 Apr 2024 17:57:40 -0700 Organization: A noiseless patient Spider Lines: 29 Message-ID: References: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit Injection-Date: Thu, 25 Apr 2024 02:57:51 +0200 (CEST) Injection-Info: dont-email.me; posting-host="e2801f264f3aeaadf3cb6c507a341c09"; logging-data="2764229"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX19pMjvEo1vZuLZumuO99Y5C" User-Agent: Mozilla/5.0 (Windows NT 6.1; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.2.2 Cancel-Lock: sha1:INtL5Y0CCMsefDjp32eMEd1W33k= Content-Language: en-US In-Reply-To: Bytes: 2280 On 4/24/2024 3:39 PM, Lasse Langwadt wrote: > On 4/24/24 22:48, boB wrote: >> On Wed, 24 Apr 2024 21:22:07 +0200, Lasse Langwadt >> wrote: >> >>> On 4/24/24 04:00, Don Y wrote: >>>> On 4/23/2024 5:08 PM, Edward Rawde wrote: >>>>> It must be trivial to get a VHDL/Verilog model and make your own by now. >>>> >>>> The problem with all the early/simple/trivial processors is getting >>>> the rest of the system to run as fast as the core can.  E.g., running >>>> a core at ~200MHz and expecting the same bus timing means < 5ns memory. >>>> >>>> (for a Z80, that would be ~10ns as the bus timing is inherently slower) >>>> >>> >>> how much memory can it address? >>> >> >> 64K >> 16 bits worth. > > so in something like and FPGA in is with range of internal ram and memory speed > is not really an issue A processor that can't talk to the outside world (using the interface defined by the original device) is essentially a gum drop, sitting on a shelf...