Path: ...!weretis.net!feeder9.news.weretis.net!i2pn.org!i2pn2.org!.POSTED!not-for-mail From: mitchalsup@aol.com (MitchAlsup1) Newsgroups: comp.arch Subject: Re: Oops (Concertina II Going Around in Circles) Date: Mon, 6 May 2024 19:45:09 +0000 Organization: Rocksolid Light Message-ID: References: <1i3i3j1v60lddr7sstlhlttsh5mfuhumor@4ax.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Injection-Info: i2pn2.org; logging-data="291753"; mail-complaints-to="usenet@i2pn2.org"; posting-account="65wTazMNTleAJDh/pRqmKE7ADni/0wesT78+pyiDW8A"; User-Agent: Rocksolid Light X-Rslight-Site: $2y$10$5NP4irQRGqMlyOkGNRFrJ./G05i0.d/iUhMYk9keycgxoh2d9oB1C X-Rslight-Posting-User: ac58ceb75ea22753186dae54d967fed894c3dce8 X-Spam-Checker-Version: SpamAssassin 4.0.0 Bytes: 1988 Lines: 36 John Savard wrote: > On Sun, 05 May 2024 00:57:44 -0600, John Savard > wrote: >>The main opcode space for 32-bit instructions is now divided as >>follows: >> >>3/4 for uncompromised memory-reference instructions. >> >>3/16 for uncompromised register-to-register operate instructions. >> >>1/16 for the header required for variable-length instructions. > This is not quite right. > 3/4 for uncompromised basic memory-reference instructions. > 1/8 for other memory-reference instructions. > 1/16 for uncompromised register-to-register operate instructions. > 1/16 for the header required for variable-length instructions. In comparison:: 1/8 for [Rbase+@disp16] 1/8 for Rd = Rs1 OP imm16 1/64 for [Rbase,Ri< 1/8 for branching > John Savard