Deutsch English Français Italiano |
<0194054dac788f7e3a163726e84d72ac@www.novabbs.org> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!news.roellig-ltd.de!open-news-network.org!weretis.net!feeder8.news.weretis.net!newsfeed.bofh.team!i2pn.org!i2pn2.org!.POSTED!not-for-mail From: mitchalsup@aol.com (MitchAlsup1) Newsgroups: comp.arch Subject: Re: Whether something is RISC or not (Re: PDP-8 theology, not Concertina II Progress) Date: Tue, 1 Oct 2024 21:04:55 +0000 Organization: Rocksolid Light Message-ID: <0194054dac788f7e3a163726e84d72ac@www.novabbs.org> References: <uigus7$1pteb$1@dont-email.me> <umvnh2$27m0$1@gal.iecc.com> <868r55parv.fsf@linuxsc.com> <jwv4jfk7vet.fsf-monnier+comp.arch@gnu.org> <unni2h$1qgc$2@gal.iecc.com> <2024Jan11.080258@mips.complang.tuwien.ac.at> <hFeoN.153631$c3Ea.77560@fx10.iad> <ae65920bbb2ea09c74d0ea7584604b0f@www.novabbs.com> <sEWoN.224880$xHn7.139333@fx14.iad> <uvkh3q$ihej$2@dont-email.me> <uvl5hj$q0so$1@dont-email.me> <550600971b1a36b4b630c496cb21b96b@www.novabbs.org> <vdhkcs$2s651$1@dont-email.me> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Injection-Info: i2pn2.org; logging-data="153814"; mail-complaints-to="usenet@i2pn2.org"; posting-account="o5SwNDfMfYu6Mv4wwLiW6e/jbA93UAdzFodw5PEa6eU"; User-Agent: Rocksolid Light X-Rslight-Site: $2y$10$cc7O367LObMPDCWQTM1pout9kUlD0sP8OQ4iCUNWu4rmIQ14wJETe X-Rslight-Posting-User: cb29269328a20fe5719ed6a1c397e21f651bda71 X-Spam-Checker-Version: SpamAssassin 4.0.0 Bytes: 2035 Lines: 14 On Tue, 1 Oct 2024 20:00:28 +0000, Thomas Koenig wrote: > MitchAlsup1 <mitchalsup@aol.com> schrieb: > >> A 32-bit bus would have priced the 68K at 30%-50% higher simply >> due to the number of pins on available packages. This would have >> eliminated any chance at competing for the broad markets at that >> time. > > Would have an external 16-bit bus and an internal 32-bit bus have > been advantageous, or would this have blown a likely transistor > budget for little gain? It was pin limited and internal area limited; and close to being power limited (NMOS).