Deutsch English Français Italiano |
<0TmdnaP6ecXoQ676nZ2dnZfqn_adnZ2d@supernews.com> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!Xl.tags.giganews.com!local-4.nntp.ord.giganews.com!nntp.supernews.com!news.supernews.com.POSTED!not-for-mail NNTP-Posting-Date: Tue, 12 Nov 2024 23:02:12 +0000 Sender: Andrew Haley <aph@zarquon.pink> From: aph@littlepinkcloud.invalid Subject: Re: Arm ldaxr / stxr loop question Newsgroups: comp.arch References: <vfono1$14l9r$1@dont-email.me> <YROdnVIXfKmwYrn6nZ2dnZfqn_GdnZ2d@supernews.com> <vg5tf7$3tqmi$2@dont-email.me> <vgm0g1$3c2t2$3@dont-email.me> <zwwXO.842112$_o_3.379966@fx17.iad> <vgm4vj$3d2as$1@dont-email.me> <vgm5cb$3d2as$3@dont-email.me> <OnzXO.657386$1m96.281665@fx15.iad> <TfKXO.658488$1m96.146506@fx15.iad> <T99YO.79275$MoU3.7336@fx36.iad> <3lGdnVvGQIAq2676nZ2dnZfqnPGdnZ2d@supernews.com> <vh0jo6$1q1hl$3@dont-email.me> User-Agent: tin/1.9.2-20070201 ("Dalaruan") (UNIX) (Linux/4.18.0-553.5.1.el8_10.x86_64 (x86_64)) Message-ID: <0TmdnaP6ecXoQ676nZ2dnZfqn_adnZ2d@supernews.com> Date: Tue, 12 Nov 2024 23:02:13 +0000 Lines: 21 X-Trace: sv3-IKVmjpyPd0CteoZVSIqrPG+AGWNRa3EdTkXJRQXl3vdBDBEAIjDleyyFIvFMkwiYDp2v5tgbhueWJZa!Py14lMkTgppdUFqG18YgcS6BcrFVFOdOsFBYItCO6DsqYHabfRNYoMFF11ZFOHr8zL+YS0/pZaJP!m3l+f9B2 X-Complaints-To: www.supernews.com/docs/abuse.html X-DMCA-Complaints-To: www.supernews.com/docs/dmca.html X-Abuse-and-DMCA-Info: Please be sure to forward a copy of ALL headers X-Abuse-and-DMCA-Info: Otherwise we will be unable to process your complaint properly X-Postfilter: 1.3.40 Bytes: 2469 Chris M. Thomasson <chris.m.thomasson.1@gmail.com> wrote: > On 11/12/2024 4:14 AM, aph@littlepinkcloud.invalid wrote: >> >> One other thing to be aware of is that the StoreLoad barrier needed >> for sequential consistency is logically part of an LDAR, not part of a >> STLR. This is an optimization, because the purpose of a StoreLoad in >> that situation is to prevent you from seeing your own stores to a >> location before everyone else sees them. > > Fwiw, even x86/x64 needs StoreLoad when an algorithm depends on a > store followed by a load to another location to hold. LoadStore is > not strong enough. The SMR algorithm needs that. Iirc, Peterson's > algorithms needs it as well. That's right, but my point about LDAR on AArch64 is that you can get sequential consistency without needing a StoreLoad. LDAR can peek inside the store buffer and, much of the time, determine that it isn't necessary to do a flush. I don't know if Arm were the first to do this, but I don't recall seeing it before. It is a brilliant idea. Andrew.