| Deutsch English Français Italiano |
|
<20240924114401.00002d82@yahoo.com> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!news.mixmin.net!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail From: Michael S <already5chosen@yahoo.com> Newsgroups: comp.arch Subject: Re: Is Intel exceptionally unsuccessful as an architecture designer? Date: Tue, 24 Sep 2024 11:44:01 +0300 Organization: A noiseless patient Spider Lines: 53 Message-ID: <20240924114401.00002d82@yahoo.com> References: <memo.20240913205156.19028s@jgd.cix.co.uk> <vcd3ds$3o6ae$2@dont-email.me> <2935676af968e40e7cad204d40cafdcf@www.novabbs.org> <vcd7pr$3op6a$3@dont-email.me> <vcq0d3$2bl9r$1@dont-email.me> <eufIO.23607$5837.18598@fx35.iad> <53d7c9f33cef9dc8c316dfbf980c372b@www.novabbs.org> <20240924003403.0000132b@yahoo.com> <DplIO.148181$EEm7.132327@fx16.iad> MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Injection-Date: Tue, 24 Sep 2024 10:43:34 +0200 (CEST) Injection-Info: dont-email.me; posting-host="b1fade10e8a2bab21410dad877002ecd"; logging-data="3291197"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX1+XMvOPQMVTagWs2ooBXFXXz8Dg7LAbxC8=" Cancel-Lock: sha1:DGlInbf5omd0UvA87ePTE1jeM30= X-Newsreader: Claws Mail 3.19.1 (GTK+ 2.24.33; x86_64-w64-mingw32) Bytes: 3429 On Mon, 23 Sep 2024 21:51:31 GMT scott@slp53.sl.home (Scott Lurndal) wrote: > Michael S <already5chosen@yahoo.com> writes: > >On Mon, 23 Sep 2024 21:10:00 +0000 > >mitchalsup@aol.com (MitchAlsup1) wrote: > > > >> On Mon, 23 Sep 2024 15:06:50 +0000, Scott Lurndal wrote: > >>=20 > >> > "Paul A. Clayton" <paaronclayton@gmail.com> writes: =20 > >> >>On 9/17/24 8:44=E2=80=AFPM, Lawrence D'Oliveiro wrote: =20 > >> >>> On Tue, 17 Sep 2024 23:45:50 +0000, MitchAlsup1 wrote: > >> >>> =20 > >> >>>> "the CPUs are simply I/O managers to the Inference Engines and > >> >>>> GPUs." =20 > >> >>> > >> >>> That particular Wheel of Reincarnation will never turn that > >> >>> way. > >> >>> > >> >>> Why? It comes down to RAM. Those addon processors will never > >> >>> have access to the sheer quantity of RAM that is available to > >> >>> the CPU. And motherboard-based CPU RAM is upgradeable, as > >> >>> well, whereas addon cards tend not to offer this option. =20 > >> >> > >> >>My guess would be that CPU RAM will decrease in upgradability. > >> >>=20 > >> > > >> > LDO's statement "will never have access to the sheer quantity of > >> > RAM that is available to the CPU" is flat out wrong. > >> > > >> > Marvell already offers a CXL add-on processor card that supports > >> > up to 4TB of DRAM with 16 high-end ARM64 V series cores. =20 > >>=20 > >> At somewhere near 3=C3=97 the latency to DRAM. > >>=20 > > > >Where did you find this figure? > >I have read both product brief and press release and didn't see any > >latency numbers mentioned, not even an order of magnitude. > > > >I suppose, in order to get real datasheet one would have to sign NDA. > > > >Somehow I don't see how anything running over PCIe-like link can be > >as fast as you suggest. > > The round-trip latency in PCie 6 can be circa 2ns. Add dram access > time to that and it's competetive with local memory. > Either you don't know what you are talking about or you have very special and particularly practically useless definition of round-trip latency.