Deutsch English Français Italiano |
<20241115152207.00001236@yahoo.com> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!eternal-september.org!feeder2.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail From: Michael S <already5chosen@yahoo.com> Newsgroups: comp.arch Subject: Re: Memory ordering (was: Arm ldaxr / stxr loop question) Date: Fri, 15 Nov 2024 15:22:07 +0200 Organization: A noiseless patient Spider Lines: 25 Message-ID: <20241115152207.00001236@yahoo.com> References: <vfono1$14l9r$1@dont-email.me> <vgm4vj$3d2as$1@dont-email.me> <vgm5cb$3d2as$3@dont-email.me> <YfxXO.384093$EEm7.56154@fx16.iad> <vh4530$2mar5$1@dont-email.me> <-rKdnTO4LdoWXKj6nZ2dnZfqnPWdnZ2d@supernews.com> <vh5t5b$312cl$2@dont-email.me> <5yqdnU9eL_Y_GKv6nZ2dnZfqn_GdnZ2d@supernews.com> <2024Nov15.082512@mips.complang.tuwien.ac.at> MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Injection-Date: Fri, 15 Nov 2024 14:22:13 +0100 (CET) Injection-Info: dont-email.me; posting-host="67b9864f2fffd3627a9e8482e3134a7d"; logging-data="3227402"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX1+dqJGwTz4AGqoLu2cfrYx0eKYiv30qkY0=" Cancel-Lock: sha1:uhwJqp1x2q6/xVViqnxjmXCmro0= X-Newsreader: Claws Mail 4.1.1 (GTK 3.24.34; x86_64-w64-mingw32) Bytes: 2424 On Fri, 15 Nov 2024 07:25:12 GMT anton@mips.complang.tuwien.ac.at (Anton Ertl) wrote: > aph@littlepinkcloud.invalid writes: > >Yes. That Alpha behaviour was a historic error. No one wants to do > >that again. > > Was it an actual behaviour of any Alpha for public sale, or was it > just the Alpha specification? I certainly think that Alpha's lack of > guarantees in memory ordering is a bad idea, and so is ARM's: "It's > only 32 pages" <YfxXO.384093$EEm7.56154@fx16.iad>. Seriously? > Sequential consistency can be specified in one sentence: "The result > of any execution is the same as if the operations of all the > processors were executed in some sequential order, and the operations > of each individual processor appear in this sequence in the order > specified by its program." > Of course, it's not enough for SC. What you said holds, for example, for TSO and even by some memory ordering models that a weaker than TSO. The points of SC is that in addition to that it requires for any two stores by different agents to be observed in the same order by all agents in the system, including those two.