| Deutsch English Français Italiano |
|
<20241115152459.00004c86@yahoo.com> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!eternal-september.org!feeder2.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail From: Michael S <already5chosen@yahoo.com> Newsgroups: comp.arch Subject: Re: Memory ordering Date: Fri, 15 Nov 2024 15:24:59 +0200 Organization: A noiseless patient Spider Lines: 31 Message-ID: <20241115152459.00004c86@yahoo.com> References: <vfono1$14l9r$1@dont-email.me> <vgm4vj$3d2as$1@dont-email.me> <vgm5cb$3d2as$3@dont-email.me> <YfxXO.384093$EEm7.56154@fx16.iad> <vh4530$2mar5$1@dont-email.me> <-rKdnTO4LdoWXKj6nZ2dnZfqnPWdnZ2d@supernews.com> <vh5t5b$312cl$2@dont-email.me> <5yqdnU9eL_Y_GKv6nZ2dnZfqn_GdnZ2d@supernews.com> <2024Nov15.082512@mips.complang.tuwien.ac.at> <vh7ak1$3cm56$1@dont-email.me> MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Injection-Date: Fri, 15 Nov 2024 14:25:06 +0100 (CET) Injection-Info: dont-email.me; posting-host="67b9864f2fffd3627a9e8482e3134a7d"; logging-data="3227402"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX19wvXYyMW9J47gedqlACwwWfH/zyIuzuLY=" Cancel-Lock: sha1:jRjdxzBjcCsMTMu5GdAAN7rSpLg= X-Newsreader: Claws Mail 4.1.1 (GTK 3.24.34; x86_64-w64-mingw32) Bytes: 2528 On Fri, 15 Nov 2024 03:17:22 -0800 "Chris M. Thomasson" <chris.m.thomasson.1@gmail.com> wrote: > On 11/14/2024 11:25 PM, Anton Ertl wrote: > > aph@littlepinkcloud.invalid writes: > >> Yes. That Alpha behaviour was a historic error. No one wants to do > >> that again. > > > > Was it an actual behaviour of any Alpha for public sale, or was it > > just the Alpha specification? I certainly think that Alpha's lack > > of guarantees in memory ordering is a bad idea, and so is ARM's: > > "It's only 32 pages" <YfxXO.384093$EEm7.56154@fx16.iad>. Seriously? > > Sequential consistency can be specified in one sentence: "The result > > of any execution is the same as if the operations of all the > > processors were executed in some sequential order, and the > > operations of each individual processor appear in this sequence in > > the order specified by its program." > [...] > > > Well, iirc, the Alpha is the only system that requires an explicit > membar for a RCU based algorithm. Even SPARC in RMO mode does not > need this. Iirc, akin to memory_order_consume in C++: > > https://en.cppreference.com/w/cpp/atomic/memory_order > > data dependent loads > You response does not answer Anton's question.