Warning: mysqli::__construct(): (HY000/1203): User howardkn already has more than 'max_user_connections' active connections in D:\Inetpub\vhosts\howardknight.net\al.howardknight.net\includes\artfuncs.php on line 21
Failed to connect to MySQL: (1203) User howardkn already has more than 'max_user_connections' active connections
Warning: mysqli::query(): Couldn't fetch mysqli in D:\Inetpub\vhosts\howardknight.net\al.howardknight.net\index.php on line 66
Article <2024Aug10.121802@mips.complang.tuwien.ac.at>
Deutsch   English   Français   Italiano  
<2024Aug10.121802@mips.complang.tuwien.ac.at>

View for Bookmarking (what is this?)
Look up another Usenet article

Path: ...!feeds.phibee-telecom.net!news.mixmin.net!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail
From: anton@mips.complang.tuwien.ac.at (Anton Ertl)
Newsgroups: comp.arch
Subject: Re: Instruction Tracing
Date: Sat, 10 Aug 2024 10:18:02 GMT
Organization: Institut fuer Computersprachen, Technische Universitaet Wien
Lines: 30
Message-ID: <2024Aug10.121802@mips.complang.tuwien.ac.at>
References: <v970s3$flpo$1@dont-email.me>
Injection-Date: Sat, 10 Aug 2024 12:35:04 +0200 (CEST)
Injection-Info: dont-email.me; posting-host="d3f694ef48b74495779eb9c2fcbb779d";
	logging-data="586633"; mail-complaints-to="abuse@eternal-september.org";	posting-account="U2FsdGVkX1+XfWfN2Fl6XUyZt4Fnuel5"
Cancel-Lock: sha1:3eFOgXAlD4VGKSA9/BvLVTgxE2Q=
X-newsreader: xrn 10.11
Bytes: 2397

Lawrence D'Oliveiro <ldo@nz.invalid> writes:
>One thing these instruction traces would frequently report is that integer 
>multiply and divide instructions were not so common, and so could be 
>omitted and emulated in software, with minimal impact on overall 
>performance. We saw this design decision taken in the early versions of 
>Sun’s SPARC for example, and also IBM’s ROMP as used in the RT PC.

Alpha and IA-64 have no integer division.  IIRC IA-64 has no FP
division.

One interesting aspect of RISC-V is that they put multiplication and
division in the same extension (which is included in RV64G, i.e., the
General version of RISC-V).

>Later, it seems, the CPU designers realized that instruction traces were 
>not the final word on performance measurements, and started to include 
>hardware integer multiply and divide instructions.

When you invest more hardware to increase performance per cycle, at
one point the best return on investment is to have multiplication and
division instructions.  What is interesting is that the multipliers
have than soon been fully pipelined.  Or, as Mitch Alsup reports, in
cases where that was cheaper, have two half-pipelined multipliers.
Apparently there are enough applications that require a huge number of
multiplications; my guess is that the NSA won't tell us what they are.

- anton
-- 
'Anyone trying for "industrial quality" ISA should avoid undefined behavior.'
  Mitch Alsup, <c17fcd89-f024-40e7-a594-88a85ac10d20o@googlegroups.com>