Path: ...!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!eternal-september.org!.POSTED!not-for-mail
From: john larkin <JL@gct.com>
Newsgroups: sci.electronics.design
Subject: Re: SPLD output current protection
Date: Mon, 10 Feb 2025 19:41:38 -0800
Organization: A noiseless patient Spider
Lines: 30
Message-ID: <27hlqjlujra8hgmfvhed0h0bpnd9jmkb81@4ax.com>
References: <67aa8442$0$1895507$882e4bbb@reader.netnews.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Transfer-Encoding: 7bit
Injection-Date: Tue, 11 Feb 2025 04:41:41 +0100 (CET)
Injection-Info: dont-email.me; posting-host="f0a1eba6e541b6d4eae260efbdd89c26";
	logging-data="1712127"; mail-complaints-to="abuse@eternal-september.org";	posting-account="U2FsdGVkX1+HoFkJP1Dt9zkYUa+9wtLW"
User-Agent: ForteAgent/8.00.32.1272
Cancel-Lock: sha1:FMrIk+FtTQEjywpMRpeHlg7nl+0=
Bytes: 2433

On Mon, 10 Feb 2025 17:57:06 -0500, bitrex <user@example.net> wrote:

>I have an SPLD with about 8 terminals exposed to the user I'd like to 
>protect against over current. They're very low-speed outputs (10s of Hz 
>at most), don't really want to spend a bunch for a chip like the L6374 
>as an intermediary, or the board space for a bunch of transistors to 
>discrete limit...
>
>The SPLD has a max per-chip-side Vdd input current of 45 mA at 85 C TJ 
>and 22 mA at 110 TJ, and can sink 86 mA to ground per side, 41 at 110 TJ.
>
>The outputs are configured as push-pull or open drain, depending on the 
>firmware/application, either way they can source or sink 40mA in 
>isolation. But no more than two outputs per side at a time will be in a 
>state such that they can sink/source current either way.
>
>The uP I'm using has a very nice 10 bit differential ADC (9 bits if used 
>in bipolar mode) I'm thinking about just rigging it to two 4051s to 
>"scan" a current sense in each output line to implement the overcurrent, 
>can set different thresholds based on whether it's configured push-pull 
>or OD, but what might conservative limits be? And what rate to scan?
>
>The SPLD is acting as a simple power supervisor and has a PWR GOOD line 
>to bring up the uP. In turn it gets a clock from the uP, I can set up 
>the SPLD to set all those outputs hi-z if it ever loses the clock (i.e. 
>uP hangs) as an extra layer of protection..

What's an SPLD?