Deutsch English Français Italiano |
<32c1651059899ceac10acd05f418db13@www.novabbs.org> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!weretis.net!feeder6.news.weretis.net!i2pn.org!i2pn2.org!.POSTED!not-for-mail From: mitchalsup@aol.com (MitchAlsup1) Newsgroups: comp.arch Subject: Re: 208 B transistors !! Date: Fri, 19 Apr 2024 00:24:16 +0000 Organization: Rocksolid Light Message-ID: <32c1651059899ceac10acd05f418db13@www.novabbs.org> References: <dc2c137a542232e7aaa411a36d4dc479@www.novabbs.org> <kygUN.20179$zWO8.2606@fx17.iad> <b75a955f979c7852bd88ac894f3c10b7@www.novabbs.org> <P2iUN.1527$PNx4.1039@fx03.iad> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Injection-Info: i2pn2.org; logging-data="1614669"; mail-complaints-to="usenet@i2pn2.org"; posting-account="65wTazMNTleAJDh/pRqmKE7ADni/0wesT78+pyiDW8A"; User-Agent: Rocksolid Light X-Spam-Checker-Version: SpamAssassin 4.0.0 X-Rslight-Posting-User: ac58ceb75ea22753186dae54d967fed894c3dce8 X-Rslight-Site: $2y$10$aFD2/tmedXHv1sA/VADwou4cmp4DCTq1wpz3FDLkkbtb9SySX4wMe Bytes: 2669 Lines: 43 EricP wrote: > MitchAlsup1 wrote: >> EricP wrote: >> >>> MitchAlsup1 wrote: >>>> https://youtube.com/shorts/x5aiu7BTi7E?si=0knTN4-yUVOXSEsy >> >>> A quicky search finds the current EUV maximum reticle size is >>> about 26 mm by 33 mm or 858 mm² (~1 inch by 1.25 inch). >> >>> That chip sure looks bigger than that. >> >> It looks to me about 4× that reticle limit. >> >> In the early 1980s someone (Amdahl?) was working on wafer scale >> lithography, apparently we have now arrived..... > As part of a sales deal, in 1981 my then employer rented me and > another guy for on-site support to Trilogy Systems, > Amdahl's then attempt to build wafer scale IBM 370 compatibles. > I got to live in sunny Palo Alto all expense paid for 6 months. I really enjoyed my time in "the valley" for the 18 months I was there. All expenses paid would have been a goodly bonus situation. > Trilogy were building it with ECL macro cells on 3" wafers > with interconnect wires patterned between 0.25" * 0.25" reticles, > trimmed down to a single chip about 2.5" by 2.5" afterwards. > Part of it was inventing a way to dissipate 1200 watts from > the above chips, using liquid freon IIRC. Imagine how quickly a 1 oz hunk of silicon would get hot at 1200 Watts of input power. > Also there was no software CAD tools then so all that had to be > invented from scratch too. > They burned through $250 million in seed capital (DEC was one investor) > and closed, merged into Elxsi according to Wikipedia. There have been similarly large expenditures in AI chips over the last decade.....to mostly naught.