| Deutsch English Français Italiano |
|
<42b718a67a504401e897274c1fd3ca3b@www.novabbs.org> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!weretis.net!feeder9.news.weretis.net!i2pn.org!i2pn2.org!.POSTED!not-for-mail From: mitchalsup@aol.com (MitchAlsup1) Newsgroups: comp.arch Subject: Re: Stealing a Great Idea from the 6600 Date: Wed, 31 Jul 2024 14:48:58 +0000 Organization: Rocksolid Light Message-ID: <42b718a67a504401e897274c1fd3ca3b@www.novabbs.org> References: <lge02j554ucc6h81n5q2ej0ue2icnnp7i5@4ax.com> <v02eij$6d5b$1@dont-email.me> <152f8504112a37d8434c663e99cb36c5@www.novabbs.org> <v04tpb$pqus$1@dont-email.me> <v4f5de$2bfca$1@dont-email.me> <9fb8868c1ee40a4481d20ed7214e146b@www.novabbs.org> <v89i1t$rh6v$4@dont-email.me> <20240730120459.00006176@yahoo.com> <v8buab$18cmh$2@dont-email.me> <20240731104055.00003e9a@yahoo.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Injection-Info: i2pn2.org; logging-data="995674"; mail-complaints-to="usenet@i2pn2.org"; posting-account="65wTazMNTleAJDh/pRqmKE7ADni/0wesT78+pyiDW8A"; User-Agent: Rocksolid Light X-Rslight-Site: $2y$10$cj66pz64UihrGiH.KNnpvOXTKbbACP/6OlyntpT34Ql9jW5yBkfiy X-Spam-Checker-Version: SpamAssassin 4.0.0 X-Rslight-Posting-User: ac58ceb75ea22753186dae54d967fed894c3dce8 Bytes: 1870 Lines: 24 On Wed, 31 Jul 2024 7:40:55 +0000, Michael S wrote: > On Tue, 30 Jul 2024 23:51:39 -0000 (UTC) > Lawrence D'Oliveiro <ldo@nz.invalid> wrote: > >> On Tue, 30 Jul 2024 12:04:59 +0300, Michael S wrote: >> >>> On Tue, 30 Jul 2024 02:10:05 -0000 (UTC) Lawrence D'Oliveiro >>> <ldo@nz.invalid> wrote: >>> >>>> That would be equivalent to a 100-wide in-order processor, would it >>>> not? >>> >>> It would not. >> >> Why not? > > How many instructions in flight are there on 1-wide in-order MIPS > R3000? 4 int or Mem up to 6 FP > How many on 1-wide in-order MIPS R4000? 6 Int or Mem up to 9 FP