Deutsch English Français Italiano |
<7set3jhn2tbsnnlnkkob513436hgi1tc93@4ax.com> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!news.mixmin.net!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail From: John Savard <quadibloc@servername.invalid> Newsgroups: comp.arch Subject: Re: Oops (Concertina II Going Around in Circles) Date: Fri, 10 May 2024 18:34:09 -0600 Organization: A noiseless patient Spider Lines: 43 Message-ID: <7set3jhn2tbsnnlnkkob513436hgi1tc93@4ax.com> References: <ofeq3j9ni63e7tmccf2qbkb9t0naui44ei@4ax.com> <memo.20240510001905.16164S@jgd.cix.co.uk> <be3r3jhr1kf9n1cdsbik5ejsuso7c3pmmk@4ax.com> <d91bcb3fa686c0c4e775d5af6115f64b@www.novabbs.org> <570t3jd9g2ik3v491n8poftrfvo0l50jdh@4ax.com> <0335752a3832f3e21cf104fbde6a53df@www.novabbs.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Transfer-Encoding: 7bit Injection-Date: Sat, 11 May 2024 02:34:12 +0200 (CEST) Injection-Info: dont-email.me; posting-host="6444f042f0bbb456bb8f91f3b92bb4da"; logging-data="1745288"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX1+0T1wW+BTKPBTYcHOVhGmHTz2tcQAT5iw=" Cancel-Lock: sha1:/+W+YxBAAlHIwwp7gc52+Zl+St8= X-Newsreader: Forte Free Agent 3.3/32.846 Bytes: 2959 On Fri, 10 May 2024 21:06:58 +0000, mitchalsup@aol.com (MitchAlsup1) wrote: >John Savard wrote: >> Now that I think I can finally wrap up Concertina II, having found how >> to achieve its goals as best as possible, I can go on to Concertina >> III... and, given your anguished pleas, I _will_ give up on block >> structure for the next iteration. >Would you like to read My 66000 ISA while taking a break between CT II and >CT III ?? Oh, yes, indeed, although I don't promise to shamelessly steal all your good ideas. I am going to try to somehow squeeze immediates in while keeping instuction length decoding relatively simple. That, I fear, is not going to be easy for me, although I outlined a scheme before which I feel is not simple enough. >> In order to do that, though, it will have to be CISC, not RISC... >> banks of 8 registes, sort of like Concertina I, but much less messy. >With MEM-OPs are you not already CISC ?? I should have been clearer, but to tell the truth would have taken many words. What I meant was that while Concertina II indeed is hardly RISC, it still contains a near-RISC instruction set in the basic 32-bit operations. Unlike typical RISC instruction sets, it has base plus index addressing, though. Then mem-ops are added in the first supplementary instruction set, yes. Concertina II is intended to be "architecture-agnostic", being at once sort of like RISC, but also VLIW and CISC. What Concertina III would give up, to no longer be RISC at all, would be register banks of 32 registers. Changing that to 8 registers shortens certain fields, letting me switch to native variable-length instructions without the need for any block header mechanism. John Savard