Deutsch English Français Italiano |
<8de6fd8231f1bd4c38af161eeca6a03d@www.novabbs.org> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!news.misty.com!weretis.net!feeder9.news.weretis.net!i2pn.org!i2pn2.org!.POSTED!not-for-mail From: mitchalsup@aol.com (MitchAlsup1) Newsgroups: comp.arch Subject: Re: except what, is Vax addressing sane today Date: Sun, 22 Sep 2024 02:23:12 +0000 Organization: Rocksolid Light Message-ID: <8de6fd8231f1bd4c38af161eeca6a03d@www.novabbs.org> References: <vbd6b9$g147$1@dont-email.me> <vckf9d$178f2$1@dont-email.me> <O2DHO.184073$kxD8.113118@fx11.iad> <e290e18a59651f93e4b46f4839713b1c@www.novabbs.org> <vcngfk$pkf$1@gal.iecc.com> <vcnkt4$1p6a3$3@dont-email.me> <vcnnhp$1p6ct$4@dont-email.me> <fcc1d80b06e991bf9a27b64ff973b720@www.novabbs.org> <vcnu8o$1vkui$4@dont-email.me> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Injection-Info: i2pn2.org; logging-data="2950424"; mail-complaints-to="usenet@i2pn2.org"; posting-account="65wTazMNTleAJDh/pRqmKE7ADni/0wesT78+pyiDW8A"; User-Agent: Rocksolid Light X-Rslight-Posting-User: ac58ceb75ea22753186dae54d967fed894c3dce8 X-Rslight-Site: $2y$10$VMOhb3oo.uCsGWz1ozaW1uJVwd6Cj0.pOgab0/CEzWfBkK2rqxGBm X-Spam-Checker-Version: SpamAssassin 4.0.0 Bytes: 2088 Lines: 23 On Sun, 22 Sep 2024 2:09:29 +0000, Lawrence D'Oliveiro wrote: > On Sun, 22 Sep 2024 01:24:05 +0000, MitchAlsup1 wrote: > >> On Sun, 22 Sep 2024 0:14:49 +0000, Chris M. Thomasson wrote: >> >>> On 9/21/2024 4:29 PM, Lawrence D'Oliveiro wrote: >>>> >>>> On Sat, 21 Sep 2024 22:14:12 -0000 (UTC), John Levine wrote: >>>> >>>>> But you are in general right, it makes more sense to keep the >>>>> computer running in the normal case and provide slow ways to recover >>>>> from failures and do something else. >>>> >>>> Aren’t branches that are not taken supposed to be fast? >>> >>> Well, they are not taken, so they should be faster... ;^) >> >> It is NOT the speed, it is the code bloat. > > That’s an argument against RISC though, isn’t it? Yes, and that is why my RISC ISA has VAX instruction count while having the pipelineability of MIPS.