Deutsch English Français Italiano |
<9c944888f2ddc43a05991eaf6f0e2a30@www.novabbs.org> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!weretis.net!feeder9.news.weretis.net!i2pn.org!i2pn2.org!.POSTED!not-for-mail From: mitchalsup@aol.com (MitchAlsup1) Newsgroups: comp.arch Subject: Re: arm ldxr/stxr vs cas Date: Sun, 8 Sep 2024 17:52:08 +0000 Organization: Rocksolid Light Message-ID: <9c944888f2ddc43a05991eaf6f0e2a30@www.novabbs.org> References: <vb4sit$2u7e2$1@dont-email.me> <vbc4u3$aj5s$1@dont-email.me> <898cf44224e9790b74a0269eddff095a@www.novabbs.org> <vbd4k1$fpn6$1@dont-email.me> <vbd91c$g5j0$1@dont-email.me> <vbflk4$uc98$1@dont-email.me> <352e80684e75a2c0a298b84e4bf840c4@www.novabbs.org> <vbhpv0$1de2c$1@dont-email.me> <vbimfd$1jbai$1@dont-email.me> <vbimo3$1jbai$2@dont-email.me> <vbimsj$1jb9v$1@dont-email.me> <7ca6928a45e4cae89ba50a4623809d1c@www.novabbs.org> <vbjgre$1rat4$3@dont-email.me> <50kDO.14812$ORHe.9948@fx07.iad> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Injection-Info: i2pn2.org; logging-data="1323856"; mail-complaints-to="usenet@i2pn2.org"; posting-account="65wTazMNTleAJDh/pRqmKE7ADni/0wesT78+pyiDW8A"; User-Agent: Rocksolid Light X-Rslight-Posting-User: ac58ceb75ea22753186dae54d967fed894c3dce8 X-Spam-Checker-Version: SpamAssassin 4.0.0 X-Rslight-Site: $2y$10$oqGKANEzD7UhmoaYSd1Na.DT9glWtwupFmte9ziRxJomIIlZ6iqP2 Bytes: 2196 Lines: 19 On Sun, 8 Sep 2024 16:10:41 +0000, Scott Lurndal wrote: > "Chris M. Thomasson" <chris.m.thomasson.1@gmail.com> writes: >>On 9/7/2024 5:59 PM, MitchAlsup1 wrote: >>> On Sat, 7 Sep 2024 23:16:35 +0000, Chris M. Thomasson wrote: > >>> Thus, it seems reasonable to fail a CAS when one cannot determine >>> if the memory location has been changed and changed back in the >>> mean time. >> >>I think Scott Lurndal mentioned something about CAS or something on >>windows that will assert the bus lock after a lot of failures... > > On AMD processors (and likely intel), if a core cannot acquire > a cache line in a a finite time, the core will assert the bus lock > to ensure forward progress. There are busses without the ability to LOCK (outside of x86). > Nothing to do with the operating software; purely a hardware thing.