Deutsch English Français Italiano |
<dd19cb13c16cec5913df46da8083c867@www.novabbs.org> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!weretis.net!feeder9.news.weretis.net!i2pn.org!i2pn2.org!.POSTED!not-for-mail From: mitchalsup@aol.com (MitchAlsup1) Newsgroups: comp.arch Subject: Re: Misc: BGBCC targeting RV64G, initial results... Date: Sat, 5 Oct 2024 23:10:32 +0000 Organization: Rocksolid Light Message-ID: <dd19cb13c16cec5913df46da8083c867@www.novabbs.org> References: <vd5uvd$mdgn$1@dont-email.me> <vd69n0$o0aj$1@dont-email.me> <vd6tf8$r27h$1@dont-email.me> <1b8c005f36fd5a86532103a8fb6a9ad6@www.novabbs.org> <vd7gk6$tquh$1@dont-email.me> <abf735f7cab1885028cc85bf34130fe9@www.novabbs.org> <vd80r8$148fc$1@dont-email.me> <58bd95eee31b53933be111d0d941203a@www.novabbs.org> <vdd1s0$22tpk$1@dont-email.me> <vdgh8i$2m458$1@dont-email.me> <vdlk51$3lm0a$1@dont-email.me> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Injection-Info: i2pn2.org; logging-data="741691"; mail-complaints-to="usenet@i2pn2.org"; posting-account="o5SwNDfMfYu6Mv4wwLiW6e/jbA93UAdzFodw5PEa6eU"; User-Agent: Rocksolid Light X-Rslight-Site: $2y$10$QfkDlOfolRM5qNz9eqbqXOCTBx0gk7qv.hzbc5KHbNo9fO9/gDwE2 X-Spam-Checker-Version: SpamAssassin 4.0.0 X-Rslight-Posting-User: cb29269328a20fe5719ed6a1c397e21f651bda71 Bytes: 2580 Lines: 31 On Thu, 3 Oct 2024 8:20:46 +0000, BGB wrote: > On 10/1/2024 5:00 AM, Robert Finch wrote: >> On 2024-09-29 10:19 p.m., BGB wrote: >>>>>> The ADD is not necessary if min == 0 >>>>>> >>>>>> The JTT instruction compared Rt with 0 on the low side and max >>>>>> on the high side. If Ri is out of bounds, default is selected. >>>>>> >>>>>> The table displacements come in {B,H,W,D} selected in the JTT >>>>>> (jump through table) instruction. Rt indexes the table, its >>>>>> signed value is <<2 and added to address which happens to be >>>>>> address of JTT instruction + #(max+1)<<entry. {{The table is >>>>>> fetched through the ICache with execute permission}} >>>>>> >>>>>> Thus, the table is PIC; and generally 1/4 the size of typical >>>>>> switch tables. >> How well does JTT work with large tables? What if there are several >> hundred table entries? Tables can have 2^16-1 (65534) case entries. >> For Q+ indirect jump the values loaded from the table replace the low >> order bits of the PC instead of being a displacement. Only {W,T,O} are >> supported. (W=wyde,T=tetra,O=octa). Should add an option for >> displacements. Borrowed the memory indirect jump from the 68k. My 66000 Loads the table entry directly into IP in 1 cycle less than LD latency. >