Deutsch   English   Français   Italiano  
<defdaa4bb6c9c6f07513c29c9d82af18@www.novabbs.org>

View for Bookmarking (what is this?)
Look up another Usenet article

Path: ...!weretis.net!feeder9.news.weretis.net!i2pn.org!i2pn2.org!.POSTED!not-for-mail
From: mitchalsup@aol.com (MitchAlsup1)
Newsgroups: comp.arch
Subject: Re: Chipsandcheese article on the CDC6600
Date: Mon, 22 Jul 2024 15:10:50 +0000
Organization: Rocksolid Light
Message-ID: <defdaa4bb6c9c6f07513c29c9d82af18@www.novabbs.org>
References: <v7fss8$3f712$1@dont-email.me> <v7fuqu$3fg81$2@dont-email.me> <2k3q9j1lqngjsfmts49q6l3825nipf91rq@4ax.com> <v7k0gm$8pms$13@dont-email.me> <a11cff7fe912529a0a7962163afe43d8@www.novabbs.org> <v7k7ok$a7tn$5@dont-email.me> <lg6gtgFlcf1U1@mid.individual.net> <20240722130827.00004fea@yahoo.com> <2024Jul22.145235@mips.complang.tuwien.ac.at>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
Injection-Info: i2pn2.org;
	logging-data="4175881"; mail-complaints-to="usenet@i2pn2.org";
	posting-account="65wTazMNTleAJDh/pRqmKE7ADni/0wesT78+pyiDW8A";
User-Agent: Rocksolid Light
X-Rslight-Site: $2y$10$YqarUPJY.7ojDDo/9XxBGetlGJzi7dQKOTaW5TZ4fSXsI14ZhjTQW
X-Rslight-Posting-User: ac58ceb75ea22753186dae54d967fed894c3dce8
X-Spam-Checker-Version: SpamAssassin 4.0.0
Bytes: 3369
Lines: 43

On Mon, 22 Jul 2024 12:52:35 +0000, Anton Ertl wrote:

> Michael S <already5chosen@yahoo.com> writes:
>>At the end, the influence of 6600 on computers we use today is close to
>>zero. On the other hand, influence of S/360 Model 85 is massive and
>>influence of S/360 Model 91 is significant, although far less than the
>>credit it is often given in popular articles.
>
> Yes, all modern computers have virtual memory (which started with
> Atlas (and later S/360 Model 67), they have caches, which started with
> Titan (and later S/360 Model 85), they have reservation stations
> (which started with S/360 Model 91).
>
> However, the main reason why reservation stations won is because
> hardware branch prediction outpaced compiler branch prediction since
> the early 1990s*, and because the reorder buffer was invented, neither
> of which is due to anything done in any S/360 model or the CDC 6600).
>
> If hardware branch prediction had never been invented or had turned
> out to be a dud, maybe we would all be using EPIC architectures that
> use scoreboards rather then reservation stations; or maybe the

CDC 7600 predicted backwards branches to be taken and that this was
worth a handful of % in performance gain:: and used no storage to
do it. So an "as dumb as possible" predictor delivered gains.

It is all uphill from there.

> register interlocks that were used in advanced in-order RISCs (those
> that Mitch Alsup calls OoO) and AFAIK in IA-64 implementations were
> good enough and one would have done without scoreboard.

Register interlocks is the means to allow GHW to move instructions
around in the pipeline--you just have to obey RAW, WAR, and WAW
hazards.
>
> [*] More supercomputing-oriented people may claim that it has to do
> with the number of in-flight memory accesses, but actually IA-64 shone
> on SPEC FP (where in-flight memory accesses are more important than
> for SPECint), so it seems that there are ways to get the needed
> in-flight memory accesses with in-order execution.

IA-64 had 2× the number of pins compared to its x86 brethren.
No wonder it could consume more BW.