Deutsch English Français Italiano |
<f6df69c7b286d4da8171cf225d73d52e@www.novabbs.org> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!weretis.net!feeder9.news.weretis.net!news.nk.ca!rocksolid2!i2pn2.org!.POSTED!not-for-mail From: mitchalsup@aol.com (MitchAlsup1) Newsgroups: comp.arch Subject: Re: My 66000 and High word facility Date: Sat, 10 Aug 2024 21:12:12 +0000 Organization: Rocksolid Light Message-ID: <f6df69c7b286d4da8171cf225d73d52e@www.novabbs.org> References: <v98asi$rulo$1@dont-email.me> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Injection-Info: i2pn2.org; logging-data="2133326"; mail-complaints-to="usenet@i2pn2.org"; posting-account="65wTazMNTleAJDh/pRqmKE7ADni/0wesT78+pyiDW8A"; User-Agent: Rocksolid Light X-Spam-Checker-Version: SpamAssassin 4.0.0 X-Rslight-Site: $2y$10$4AbAs.btFjrCztadaJRgV.IyhCkwXdSdznawAINx0x4fGAW9zwj4. X-Rslight-Posting-User: ac58ceb75ea22753186dae54d967fed894c3dce8 Bytes: 1777 Lines: 21 On Sat, 10 Aug 2024 18:17:54 +0000, Brett wrote: > > My 66000 should look into the z/architecture High Word Facility as that > would give you another 65% more registers or so. You have the opcode > space and it is Another nice boost for some customers. > > IBM supports Linux, so the compiler support should exist. X86 solved the > aliasing issue with finer tracking. x86 (the x is lower case) solved the problem at great cost to various implementations. The AMD *doze family could not perform forwarding of these lower or upper portions of registers and its performance suffered. The high/low stuff makes it very difficult to do forwarding when the clock cycle is less than 14-gates per cycle. After x86 grew out of its 8-register only enclave and went with 16 (later 32) GPRs; register pressure went down markedly. > > Thanks, > Brett