| Deutsch English Français Italiano |
|
<m68vlnFn125U2@mid.individual.net> View for Bookmarking (what is this?) Look up another Usenet article |
Path: news.eternal-september.org!eternal-september.org!feeder3.eternal-september.org!fu-berlin.de!uni-berlin.de!individual.net!not-for-mail From: rbowman <bowman@montana.com> Newsgroups: comp.os.linux.misc Subject: Re: New Hardware NN Approach Using Standard CMOS Transistors Date: 16 Apr 2025 06:05:45 GMT Lines: 10 Message-ID: <m68vlnFn125U2@mid.individual.net> References: <KdacndmcS4NanGL6nZ2dnZfqnPSdnZ2d@giganews.com> Mime-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Trace: individual.net Ngc69nu44wPQeBNfbKbk7AuYxPC6bwiAZpMr3jVPY65HBejjIN Cancel-Lock: sha1:EbL2QVhJn7BSTHyH6GGMao/BNxg= sha256:M/99lnrtWDwuoZrji64C1bQMx5SmaJ27WFnFQGvQjmI= User-Agent: Pan/0.160 (Toresk; ) On Tue, 15 Apr 2025 21:02:59 -0400, c186282 wrote: > “Other approaches require complex transistor arrays or novel materials > with uncertain manufacturability, but our method makes use of commercial > CMOS" Yeah, but is it as kool as the Mk. I Perceptron? https://en.wikipedia.org/wiki/Mark_I_Perceptron