Deutsch English Français Italiano |
<memo.20240325202221.1408H@jgd.cix.co.uk> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail From: jgd@cix.co.uk (John Dallman) Newsgroups: comp.arch Subject: Re: Efficiency of in-order vs. OoO Date: Mon, 25 Mar 2024 20:22 +0000 (GMT Standard Time) Organization: A noiseless patient Spider Lines: 19 Message-ID: <memo.20240325202221.1408H@jgd.cix.co.uk> References: <2024Mar25.193535@mips.complang.tuwien.ac.at> Reply-To: jgd@cix.co.uk Injection-Date: Mon, 25 Mar 2024 21:22:22 +0100 (CET) Injection-Info: dont-email.me; posting-host="8ce46afd25b01f3ec9ddb8cebe9b2c29"; logging-data="1378417"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX19Vt+zEHyIPm1HOJkJWFbfXvOdU1qM8NEY=" Cancel-Lock: sha1:XLJBILKThsGQQVt2nbbb4UokVUs= Bytes: 1757 In article <2024Mar25.193535@mips.complang.tuwien.ac.at>, anton@mips.complang.tuwien.ac.at (Anton Ertl) wrote: > scott@slp53.sl.home (Scott Lurndal) writes: > >There is a significant demand for performance monitoring. Note > >that in addition to to standard performance monitoring registers, > >AArch64 also (optionally) supports statistical profiling and > >out-of-band instruction tracing (ETF). The demand from users > >is such that all those features are present in most designs. > > Interesting. I would have expected that the likes of me are few and > far between, and easy to ignore for a big company like ARM, Intel > or AMD. The question is if "users" to ARM Holdings are actual end-users, or the SoC manufacturers who build chips incorporating Aarch64 cores. I'd expect most of the latter to want those features so that they can understand the performance of their silicon better. John