Deutsch English Français Italiano |
<quoj3j1a09md7306umhmmu65ei6tueshfm@4ax.com> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!weretis.net!feeder8.news.weretis.net!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail From: John Savard <quadibloc@servername.invalid> Newsgroups: comp.arch Subject: Re: Oops (Concertina II Going Around in Circles) Date: Tue, 07 May 2024 02:21:54 -0600 Organization: A noiseless patient Spider Lines: 24 Message-ID: <quoj3j1a09md7306umhmmu65ei6tueshfm@4ax.com> References: <kipj2j5be9kuv8rn770iq6neq2cvu3s5oi@4ax.com> <moae3jhjbcqarvfpkcorta8av7g896rm75@4ax.com> <o83i3jt87evip2lv6nfcip1kii64f3ef2b@4ax.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Transfer-Encoding: 7bit Injection-Date: Tue, 07 May 2024 10:21:55 +0200 (CEST) Injection-Info: dont-email.me; posting-host="505ceafddb3264937de12c899c9148df"; logging-data="3314733"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX1/CAwhmF6PM/4wWbQkX9bl0BDO6E4GFA9o=" Cancel-Lock: sha1:o+MMHT6Fg0wNj6yM7lGGIQpsArk= X-Newsreader: Forte Free Agent 3.3/32.846 Bytes: 2216 On Mon, 06 May 2024 11:06:44 -0600, John Savard <quadibloc@servername.invalid> wrote: >But because that code conflicts with the header, these things aren't >first-class citizens! I tried freeing up 1110 as well, but that was >clearly not going to work acceptably. So I took other measures that >only partly addressed that issue but consumed far less opcode space. Although I had limited long vector and short vector operate instructions in the basic 32 bit instruction set, I didn't have long vector and short vector load and store instructions of any kind. Do I needed to add them in some form in order for the basic 32 bit instruction set to be complete. However, if I were to include a 6-bit length field in the long vector load and store instructions, once again I would have had to free up 1/16 of the opcode space. Instead of completely doing without the ability to load and store any but full-length vectors, I eventually was able to include a two-bit length register field to the long vector load and store instructions. So this new instruction set has survived another challenge. John Savard