Deutsch English Français Italiano |
<uukckh$4g83$1@dont-email.me> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!weretis.net!feeder8.news.weretis.net!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail From: Thomas Koenig <tkoenig@netcologne.de> Newsgroups: comp.arch Subject: Re: "Mini" tags to reduce the number of op codes Date: Wed, 3 Apr 2024 20:02:25 -0000 (UTC) Organization: A noiseless patient Spider Lines: 24 Message-ID: <uukckh$4g83$1@dont-email.me> References: <uuk100$inj$1@dont-email.me> Injection-Date: Wed, 03 Apr 2024 20:02:25 +0200 (CEST) Injection-Info: dont-email.me; posting-host="444ecd996ba17c8a0c9281729e348bfe"; logging-data="147715"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX1+nQzhBXbLw+guAOthu+jmVzDzkiek+Mu4=" User-Agent: slrn/1.0.3 (Linux) Cancel-Lock: sha1:KegH2QaKMMOMbTgA+6RrV5yAbsA= Bytes: 1797 Stephen Fuld <sfuld@alumni.cmu.edu.invalid> schrieb: [saving opcodes] > The idea is to add 32 bits to the processor state, one per register > (though probably not physically part of the register file) as a tag. If > set, the bit indicates that the corresponding register contains a > floating-point value. Clear indicates not floating point (integer, > address, etc.). I don't think this would save a lot of opcode space, which is the important thing. A typical RISC design has a six-bit major opcode. Having three registers takes away fifteen bits, leaving eleven, which is far more than anybody would ever want as minor opdoce for arithmetic instructions. Compare with https://en.wikipedia.org/wiki/DEC_Alpha#Instruction_formats where DEC actually left out three bits because they did not need them. What is _really_ eating up opcode space are many- (usually 16-) bit constants in the instructions.