Deutsch   English   Français   Italiano  
<v0bm50$2g4or$2@dont-email.me>

View for Bookmarking (what is this?)
Look up another Usenet article

Path: ...!feeds.phibee-telecom.net!news.mixmin.net!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail
From: Lasse Langwadt <llc@fonz.dk>
Newsgroups: sci.electronics.design
Subject: Re: Zilog stopping Z80 production
Date: Wed, 24 Apr 2024 21:22:07 +0200
Organization: A noiseless patient Spider
Lines: 14
Message-ID: <v0bm50$2g4or$2@dont-email.me>
References: <v07k2p$cki9$1@solani.org>
 <v09ih8$bfo$1@nnrp.usenet.blueworldhosting.com>
 <v09p38$1uqd3$2@dont-email.me>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
Injection-Date: Wed, 24 Apr 2024 21:22:08 +0200 (CEST)
Injection-Info: dont-email.me; posting-host="b5f45eb340aa44c91cd5f4d36efdfd52";
	logging-data="2626331"; mail-complaints-to="abuse@eternal-september.org";	posting-account="U2FsdGVkX19mY9387/ZJ/uXKaez+SIbMNg1YpvZmRB0="
User-Agent: Mozilla Thunderbird
Cancel-Lock: sha1:6x+g5jJPs9+0vbWmQyZHEG1b7CA=
Content-Language: en-US
In-Reply-To: <v09p38$1uqd3$2@dont-email.me>
Bytes: 1607

On 4/24/24 04:00, Don Y wrote:
> On 4/23/2024 5:08 PM, Edward Rawde wrote:
>> It must be trivial to get a VHDL/Verilog model and make your own by now.
> 
> The problem with all the early/simple/trivial processors is getting
> the rest of the system to run as fast as the core can.  E.g., running
> a core at ~200MHz and expecting the same bus timing means < 5ns memory.
> 
> (for a Z80, that would be ~10ns as the bus timing is inherently slower)
> 

how much memory can it address?