Deutsch English Français Italiano |
<v7bcom$2fk1l$1@dont-email.me> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail From: Thomas Koenig <tkoenig@netcologne.de> Newsgroups: comp.arch Subject: Re: Continuations Date: Thu, 18 Jul 2024 15:35:50 -0000 (UTC) Organization: A noiseless patient Spider Lines: 28 Message-ID: <v7bcom$2fk1l$1@dont-email.me> References: <v6tbki$3g9rg$1@dont-email.me> <v71vqu$gomv$9@dont-email.me> <116d9j5651mtjmq4bkjaheuf0pgpu6p0m8@4ax.com> <f8c6c5b5863ecfc1ad45bb415f0d2b49@www.novabbs.org> <7u7e9j5dthm94vb2vdsugngjf1cafhu2i4@4ax.com> <0f7b4deb1761f4c485d1dc3b21eb7cb3@www.novabbs.org> <v78soj$1tn73$1@dont-email.me> <4bbc6af7baab612635eef0de4847ba5b@www.novabbs.org> <v792kn$1v70t$1@dont-email.me> <ef12aa647464a3ebe3bd208c13a3c40c@www.novabbs.org> <v7ab2e$29lv1$1@dont-email.me> <20240718161656.00002352@yahoo.com> <hc9mO.45050$BYv6.37114@fx09.iad> <20240718175244.000071fe@yahoo.com> Injection-Date: Thu, 18 Jul 2024 17:35:50 +0200 (CEST) Injection-Info: dont-email.me; posting-host="dcaf4e807253839291fe21870f3c64fa"; logging-data="2609205"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX1+0KBD+nFuC+j928oMi9uFPUHYQ+bsKGME=" User-Agent: slrn/1.0.3 (Linux) Cancel-Lock: sha1:Sj1sm2KmjDqK7ao1MXZDfUyr4Oc= Bytes: 2413 Michael S <already5chosen@yahoo.com> schrieb: > On Thu, 18 Jul 2024 13:58:37 GMT > scott@slp53.sl.home (Scott Lurndal) wrote: > >> Michael S <already5chosen@yahoo.com> writes: >> >On Thu, 18 Jul 2024 06:00:46 -0000 (UTC) >> >Thomas Koenig <tkoenig@netcologne.de> wrote: >> > >> >> > >> >> >> >> What about SIMD width underlying the the VVM implementation? >> >> All SIMD implementations I know of allow performing floating point >> >> ops in paralell. Is it planned that My 66000 can also do that? >> >> (If not, that would be a big disadvantage for scientific/technical >> >> work). >> > >> >All pre-Merom implementation of SSE2, i.e. Intel Pentium 4, Intel >> >Pentium-M and AMD K8, do not perform double precision floating point >> > >> >> All of which have been obsolete for almost two decades. > > According to my understanding, Thomas Koenig was/is around for more > than three decades. I have been (starting doing things on mainframes in the late 1980s), but I was specifically asking about what Mitch had in mind for My 66000.