Deutsch   English   Français   Italiano  
<v8usue$26hka$2@dont-email.me>

View for Bookmarking (what is this?)
Look up another Usenet article

Path: ...!weretis.net!feeder8.news.weretis.net!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail
From: Fereydoun Memarzanjany <thraetaona@ieee.org>
Newsgroups: comp.lang.vhdl,comp.arch.fpga,comp.arch.embedded
Subject: Re: A Simple VHDL Abstraction of an Efficient Clock Prescaler Using
 Cascading Shift Registers
Date: Tue, 6 Aug 2024 22:24:47 -0600
Organization: A noiseless patient Spider
Lines: 24
Message-ID: <v8usue$26hka$2@dont-email.me>
References: <5ccd7c07-93d6-424d-909b-b13ebe6cf1f2n@googlegroups.com>
 <8fd3081d-4977-c809-2c81-c200605ac323@insomnia247.nl>
 <v8gn0c$2b8r9$1@dont-email.me>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
Injection-Date: Wed, 07 Aug 2024 06:24:47 +0200 (CEST)
Injection-Info: dont-email.me; posting-host="311e58f894bccfb40be344c4f43061b5";
	logging-data="2311818"; mail-complaints-to="abuse@eternal-september.org";	posting-account="U2FsdGVkX1/pXANy+3XDpEUQuHirzB4DXqrlQjLKCsA="
User-Agent: Mozilla Thunderbird
Cancel-Lock: sha1:zf3bIK1MpaKbsj/oBGweI5b+B/Q=
Content-Language: en-US
In-Reply-To: <v8gn0c$2b8r9$1@dont-email.me>
Bytes: 2603

On 8/1/2024, Buzz McCool wrote:
> On 7/21/2024 9:16 AM, Nioclás Pól Caileán de Ghloucester wrote:
>> I found that the overwhelming majority of the Internet's solution to 
>> slowing down a fast clock (for making the pulsing of an LED visible to 
>> the human eye) was either using vendor-specific, proprietary clock 
>> managers and PLLs or implementing some twenty-something-bit-wide 
>> counter as to count hundreds of thousands of clock cycles and generate 
>> a 1 Hz output.
> 
> If you did not have access to FPGA shift register primitives, what would 
> be the most efficient way to build a prescaler from discrete parts?
> 

Truthfully, the efficiency in question is rather minuscule to begin 
with; in a design where you have tens or hundreds of thousands of 
flip-flops and LUTs, attempting to optimize a prescaler to use less 
flip-flops might not be worth it.  However, you could still use clock 
managers and PLLs, because they've been dedicated for exactly that task, 
although that would still require you to directly instantiate (as 
opposed to infere) the primitives.  Ultimately, using a simple counter 
with as few bits as possible remains the simplest and most common method.

I wasn't actually expecting this Usenet thread to gain views after 
Google shut down its client, but this indeed was a pleasant surprise.