Deutsch English Français Italiano |
<vbe9q3$nv4i$2@dont-email.me> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!news.nobody.at!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail From: Lawrence D'Oliveiro <ldo@nz.invalid> Newsgroups: comp.arch Subject: Re: is Vax adressing sane today Date: Fri, 6 Sep 2024 07:08:51 -0000 (UTC) Organization: A noiseless patient Spider Lines: 20 Message-ID: <vbe9q3$nv4i$2@dont-email.me> References: <vbd6b9$g147$1@dont-email.me> <memo.20240905225550.19028d@jgd.cix.co.uk> <2024Sep6.080535@mips.complang.tuwien.ac.at> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Injection-Date: Fri, 06 Sep 2024 09:08:51 +0200 (CEST) Injection-Info: dont-email.me; posting-host="52cdf5b83a21d9c99d3753754a9933f5"; logging-data="785554"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX1+oaX5z/zFRTvkw652igwAS" User-Agent: Pan/0.160 (Toresk; ) Cancel-Lock: sha1:N7mGnTY9guzKUpvjwn2otdbgyLc= Bytes: 2024 On Fri, 06 Sep 2024 06:05:35 GMT, Anton Ertl wrote: > ... they failed to stick to VAX for the few more years until > they would have developed an OoO implementation, which would have > leveled the playing field again (see Pentium Pro). It takes a whole lot of extra transistors (and consequent die area) to keep a CISC architecture comparable in performance to RISC. Back about when Intel finally caught up with PowerPC, I remember their chip packages were huge -- about the size of a VHS videocassette. Intel were probably spending 10× what Apple-IBM-Motorola were putting into each generation of chip development. But then, the x86 world had 10× the revenue coming in, so Intel could afford it. That’s how they regained the lead over RISC. Nowadays, I don’t think the revenue advantage is quite what it once was. That, and the even greater increases in chip complexity (and hence development cost), has tilted the playing field more in favour of RISC architectures, notably ARM and RISC-V.