Deutsch English Français Italiano |
<vc9j61$2tsab$2@dont-email.me> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!news.mixmin.net!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail From: Thomas Koenig <tkoenig@netcologne.de> Newsgroups: comp.arch Subject: Re: Computer architects leaving Intel... Date: Mon, 16 Sep 2024 15:34:25 -0000 (UTC) Organization: A noiseless patient Spider Lines: 15 Message-ID: <vc9j61$2tsab$2@dont-email.me> References: <vaqgtl$3526$1@dont-email.me> <memo.20240830090549.19028u@jgd.cix.co.uk> <2024Aug30.161204@mips.complang.tuwien.ac.at> <86r09ulqyp.fsf@linuxsc.com> <2024Sep8.173639@mips.complang.tuwien.ac.at> <p1cvdjpqjg65e6e3rtt4ua6hgm79cdfm2n@4ax.com> <2024Sep10.101932@mips.complang.tuwien.ac.at> <ygn8qvztf16.fsf@y.z> <2024Sep11.123824@mips.complang.tuwien.ac.at> <vbsoro$3ol1a$1@dont-email.me> <vbut86$9toi$1@dont-email.me> <vbvljl$ea0m$1@dont-email.me> <vc1lqs$u8cm$1@dont-email.me> <vc1n9r$ufpc$1@dont-email.me> <vc2t1i$18pi2$1@dont-email.me> <vc7bdr$2a405$3@dont-email.me> <vc7sh4$2empo$2@dont-email.me> <vc93qf$2q30n$1@dont-email.me> Injection-Date: Mon, 16 Sep 2024 17:34:26 +0200 (CEST) Injection-Info: dont-email.me; posting-host="791bf6c76acc5f7d6a0b52e0480cb113"; logging-data="3076427"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX18mKhQXGXWixZw+CPE589NPvQ2OGh2RcQI=" User-Agent: slrn/1.0.3 (Linux) Cancel-Lock: sha1:BI+dzL1ksb6nJbIFn6P0EG/yVNc= Bytes: 2211 David Brown <david.brown@hesbynett.no> schrieb: > The GCC community would be quite happy to support such targets, but > someone would need to make the port. And the architecture of the gcc > compiler suite is best suited to processors with reasonably regular and > orthogonal ISAs with plenty of registers and at least 16-bit width - > getting good results for a cpu like the 6502 from gcc would be an > extraordinary level of effort. It makes a lot more sense to look at > tools like SDCC with an architecture that fits better. Native compilation of gcc on a 6502 would be... interesting. But I think an adaption of gcc to a 6502 could actually work if the zero page was treated as 128 16-bit registers. Not going there, though :-)