| Deutsch English Français Italiano |
|
<vc9sc8$2vus6$2@dont-email.me> View for Bookmarking (what is this?) Look up another Usenet article |
Path: ...!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail
From: David Brown <david.brown@hesbynett.no>
Newsgroups: comp.arch
Subject: Re: Computer architects leaving Intel...
Date: Mon, 16 Sep 2024 20:11:20 +0200
Organization: A noiseless patient Spider
Lines: 30
Message-ID: <vc9sc8$2vus6$2@dont-email.me>
References: <vaqgtl$3526$1@dont-email.me>
<p1cvdjpqjg65e6e3rtt4ua6hgm79cdfm2n@4ax.com>
<2024Sep10.101932@mips.complang.tuwien.ac.at> <ygn8qvztf16.fsf@y.z>
<2024Sep11.123824@mips.complang.tuwien.ac.at> <vbsoro$3ol1a$1@dont-email.me>
<867cbhgozo.fsf@linuxsc.com> <20240912142948.00002757@yahoo.com>
<vbuu5n$9tue$1@dont-email.me> <20240915001153.000029bf@yahoo.com>
<vc6jbk$5v9f$1@paganini.bofh.team> <20240915154038.0000016e@yahoo.com>
<vc70sl$285g2$4@dont-email.me> <vc73bl$28v0v$1@dont-email.me>
<OvEFO.70694$EEm7.38286@fx16.iad>
<32a15246310ea544570564a6ea100cab@www.novabbs.org>
<vc7a6h$2afrl$2@dont-email.me>
<50cd3ba7c0cbb587a55dd67ae46fc9ce@www.novabbs.org>
<vc8qic$2od19$1@dont-email.me>
<d61f7d82d6976343d9446bfc18552060@www.novabbs.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
Injection-Date: Mon, 16 Sep 2024 20:11:22 +0200 (CEST)
Injection-Info: dont-email.me; posting-host="0f501a25988d16ea2f32567a651b5888";
logging-data="3144582"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX19c/61OPOWatbCTRoHFMGjmSbHHzmEbaGk="
User-Agent: Mozilla Thunderbird
Cancel-Lock: sha1:SJbeuXalazncWSbdIaEqmPTktnE=
In-Reply-To: <d61f7d82d6976343d9446bfc18552060@www.novabbs.org>
Content-Language: en-GB
Bytes: 2997
On 16/09/2024 19:51, MitchAlsup1 wrote:
> On Mon, 16 Sep 2024 8:34:19 +0000, David Brown wrote:
>
>> On 15/09/2024 21:13, MitchAlsup1 wrote:
>>>
>>> As to HW sadism:: this not not <realistically> any harder than mis-
>>> aligned DW accesses from the cache. Many ISA from the rather distant
>>> past could do these rather efficiently {360 SRDL,...}
>>>
>>
>> Anyone who designs a data structure with a bit-field that spans two
>> 64-bit parts of a struct is probably ignorant of C bit-fields and
>> software in general. It is highly unlikely to be necessary or even
>> beneficial from the hardware viewpoint, but really inconvenient on the
>> software side (whether you use bit-fields or not).
>
> Sometimes you don't have a choice::
> x86-64 segment registers.
> PCIe MMI/O registers,
> ..
The folks designing those register setups had a choice, and made a bad
choice from the viewpoint of software (whether it be C, assembly, or any
other language).
It's conceivable that it was the right choice on balance, considering
many factors. And it's certainly more believable that it was an
appropriate choice when sizes were smaller. It is less believable that
there is an overwhelming need to cross a 64-bit boundary.