Deutsch   English   Français   Italiano  
<vnrml5$1hja2$2@dont-email.me>

View for Bookmarking (what is this?)
Look up another Usenet article

Path: ...!weretis.net!feeder9.news.weretis.net!news.quux.org!eternal-september.org!feeder3.eternal-september.org!news.eternal-september.org!eternal-september.org!.POSTED!not-for-mail
From: "Chris M. Thomasson" <chris.m.thomasson.1@gmail.com>
Newsgroups: comp.arch
Subject: Re: Cost of handling misaligned access
Date: Mon, 3 Feb 2025 16:23:00 -0800
Organization: A noiseless patient Spider
Lines: 31
Message-ID: <vnrml5$1hja2$2@dont-email.me>
References: <5lNnP.1313925$2xE6.991023@fx18.iad>
 <b50b6b125cc92f7711d420a746941f7e@www.novabbs.org>
 <vnosfu$t4ra$1@dont-email.me>
 <c0f6c70ca9c72202cce3721df1d81155@www.novabbs.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Injection-Date: Tue, 04 Feb 2025 01:23:01 +0100 (CET)
Injection-Info: dont-email.me; posting-host="3b6b74429a52f63b9ae8e3c394536c37";
	logging-data="1625410"; mail-complaints-to="abuse@eternal-september.org";	posting-account="U2FsdGVkX18+LWgzIZv+P24OFUTVmgKVzkanH2tKE60="
User-Agent: Mozilla Thunderbird
Cancel-Lock: sha1:cwCRHPuqGfDLRAo1pGYoW56MXd0=
Content-Language: en-US
In-Reply-To: <c0f6c70ca9c72202cce3721df1d81155@www.novabbs.org>
Bytes: 2616

On 2/2/2025 5:43 PM, MitchAlsup1 wrote:
> On Sun, 2 Feb 2025 22:44:13 +0000, Chris M. Thomasson wrote:
> 
>> On 2/2/2025 10:51 AM, MitchAlsup1 wrote:
>>> On Sun, 2 Feb 2025 16:45:19 +0000, EricP wrote:
> -------------
>>>> I don't think there are line straddle consequences for coherence 
>>>> because
>>>> there is no ordering guarantees for misaligned accesses.
>>>
>>> Generally stated as:: Misaligned accesses cannot be considered ATOMIC.
>>
>> Try it on an x86/x64. Straddle a l2 cache line and use it with a LOCK'ed
>> RMW. It should assert the BUS lock.
> 
> Consider this approach when you have a cabinet of slid in servers,
> each server having 128 cores, the cabinet being cache coherent,
> and the cabinet having 4096 cores.
> 
> Can you say "it donna scale" ??

One can be crazy and use misaligned addresses with a LOCK'ed RMW all the 
time. It's a hardcore death wish? Wow. However, there was an interesting 
"thing" called QPI iirc that would use it to gain so-called remote 
memory barriers. It was purely experimental, iirc. Then Say, Windows 
came up with FlushProcessorWriteBuffers API:

https://learn.microsoft.com/en-us/windows/win32/api/processthreadsapi/nf-processthreadsapi-flushprocesswritebuffers

It's akin to some stuff on Linux. Why do I think Windows did this, 
humm... To support RCU on Windows? It kind of seems so.