Path: ...!eternal-september.org!feeder2.eternal-september.org!news.eternal-september.org!.POSTED!not-for-mail From: jseigh Newsgroups: comp.arch Subject: Re: Arm ldaxr / stxr loop question Date: Mon, 11 Nov 2024 09:56:44 -0500 Organization: A noiseless patient Spider Lines: 16 Message-ID: References: <_4oYO.862335$_o_3.103294@fx17.iad> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit Injection-Date: Mon, 11 Nov 2024 15:56:45 +0100 (CET) Injection-Info: dont-email.me; posting-host="71b790aadef6797390ce7f2ab6986ebf"; logging-data="1100432"; mail-complaints-to="abuse@eternal-september.org"; posting-account="U2FsdGVkX1+yp6sO+LtNxGwTG4uoEtW+" User-Agent: Mozilla Thunderbird Cancel-Lock: sha1:UTIEfgejlHDUs0/sNrsgYlH/Fao= Content-Language: en-US In-Reply-To: <_4oYO.862335$_o_3.103294@fx17.iad> Bytes: 1921 On 11/11/24 08:59, Scott Lurndal wrote: > > There are fully atomic instructions, the load/store exclusives are > generally there for backward compatability with armv7; the full set > of atomics (SWP, CAS, Atomic Arithmetic Ops, etc) arrived with > ARMv8.1. > They added the atomics for scalability allegedly. ARM never stated what the actual issue was. I suspect they couldn't guarantee a memory lock size small enough to eliminate destructive interference. Like cache line size instead of word size. Joe Seigh